Design of a Phase Locked Loop by using 50nm CMOS Technology

All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...

全面介紹

書目詳細資料

Main Authors:	Yeahia Been Sayeed, Sk., Shadakat Hossain, Md., Isa Mahmood, Azfar
格式:	Other
語言:	英语
出版:	2015
主題:	Phase Locked Loop, CMOS Technology
在線閱讀:	http://hdl.handle.net/123456789/238
標簽:	添加標簽 沒有標簽, 成為第一個標記此記錄!