Design of a Phase Locked Loop by using 50nm CMOS Technology

All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...

Cijeli opis

Bibliografski detalji

Glavni autori:	Yeahia Been Sayeed, Sk., Shadakat Hossain, Md., Isa Mahmood, Azfar
Format:	Other
Jezik:	engleski
Izdano:	2015
Teme:	Phase Locked Loop, CMOS Technology
Online pristup:	http://hdl.handle.net/123456789/238
Oznake:	Dodaj oznaku Bez oznaka, Budi prvi tko označuje ovaj zapis!