Design of a Phase Locked Loop by using 50nm CMOS Technology
All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...
Enregistré dans:
| Auteurs principaux: | , , |
|---|---|
| Format: | Other |
| Langue: | anglais |
| Publié: |
2015
|
| Sujets: | |
| Accès en ligne: | http://hdl.handle.net/123456789/238 |
| Tags: |
Pas de tags, Soyez le premier à ajouter un tag!
|