Design of a Phase Locked Loop by using 50nm CMOS Technology

All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...

Volledige beschrijving

Bibliografische gegevens

Hoofdauteurs:	Yeahia Been Sayeed, Sk., Shadakat Hossain, Md., Isa Mahmood, Azfar
Formaat:	Other
Taal:	Engels
Gepubliceerd in:	2015
Onderwerpen:	Phase Locked Loop, CMOS Technology
Online toegang:	http://hdl.handle.net/123456789/238
Tags:	Voeg label toe Geen labels, Wees de eerste die dit record labelt!