Design of a Phase Locked Loop by using 50nm CMOS Technology

All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...

Full beskrivning

Bibliografiska uppgifter

Huvudupphov:	Yeahia Been Sayeed, Sk., Shadakat Hossain, Md., Isa Mahmood, Azfar
Materialtyp:	Other
Språk:	engelska
Utgiven:	2015
Ämnen:	Phase Locked Loop, CMOS Technology
Länkar:	http://hdl.handle.net/123456789/238
Taggar:	Lägg till en tagg Inga taggar, Lägg till första taggen!