Design of a Phase Locked Loop by using 50nm CMOS Technology

All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...

Full description

Bibliographic Details

Main Authors:	Yeahia Been Sayeed, Sk., Shadakat Hossain, Md., Isa Mahmood, Azfar
Format:	Other
Language:	English
Published:	2015
Subjects:	Phase Locked Loop, CMOS Technology
Online Access:	http://hdl.handle.net/123456789/238
Tags:	Add Tag No Tags, Be the first to tag this record!