Design of a Phase Locked Loop by using 50nm CMOS Technology

All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...

ver descrição completa

Detalhes bibliográficos

Main Authors:	Yeahia Been Sayeed, Sk., Shadakat Hossain, Md., Isa Mahmood, Azfar
Formato:	Other
Idioma:	inglês
Publicado em:	2015
Assuntos:	Phase Locked Loop, CMOS Technology
Acesso em linha:	http://hdl.handle.net/123456789/238
Tags:	Adicionar Tag Sem tags, seja o primeiro a adicionar uma tag!