Design of a Phase Locked Loop by using 50nm CMOS Technology

All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...

Deskribapen osoa

Xehetasun bibliografikoak

Egile Nagusiak:	Yeahia Been Sayeed, Sk., Shadakat Hossain, Md., Isa Mahmood, Azfar
Formatua:	Other
Hizkuntza:	ingelesa
Argitaratua:	2015
Gaiak:	Phase Locked Loop, CMOS Technology
Sarrera elektronikoa:	http://hdl.handle.net/123456789/238
Etiketak:	Etiketa erantsi Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!