Design of a Phase Locked Loop by using 50nm CMOS Technology
All praises for the Almighty Allah, the Most Beneficial the Most Merciful. The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his con...
Guardado en:
| Autores principales: | , , |
|---|---|
| Formato: | Other |
| Lenguaje: | inglés |
| Publicado: |
2015
|
| Materias: | |
| Acceso en línea: | http://hdl.handle.net/123456789/238 |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| Sumario: | All praises for the Almighty Allah, the Most Beneficial the Most Merciful.
The authors wish to express their indebtedness sincere appreciation and deep sense of gratitude to the supervisor, Dr. Pran Kanai Saha, Professor, Department of Electrical and Electronic Engineering, BUET, Dhaka, for his constant guidance, valuable suggestion, constant encouragement and target toward perfection all along the course of this thesis work.
The authors would like to extend their regards to them who directly and indirectly helped them in thesis work. |
|---|