DESIGN AND ANALYSIS OF LOW NOISE LOW POWER FREQUENCY SYNTHESIZERS FOR WIRELESS COMMUNICATIONS USING 90 NM CMOS TECHNOLOGY
Phase-Locked Loop (PLL) based frequency synthesizer is one of the most crucial components in mobile or wireless communications. It is mainly used for frequency multiplication with the help of a PLL. With the development of RFICs in the wireless communication sector, researchers are trying their b...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
DEPARTMENT OF ELECTRICAL, ELECTRONIC AND COMMUNICATION ENGINEERING
2022
|
| Online Access: | http://dspace.mist.ac.bd:8080/xmlui/handle/123456789/713 |
| Tags: |
No Tags, Be the first to tag this record!
|