Comparative Analysis of Different CMOS Full Adder Using Cadence in 90 nm CMOS Process Technology
First and foremost we would like to give our heartfelt gratitude to our parents who have been a constant pillar of support for us throughout university. This would not be possible without their encouragement and motivation. To Md. Tawfiq Amin, PhD, EME, Instructor Class B, Department of Electrica...
Saved in:
| Main Authors: | , , |
|---|---|
| 格式: | Thesis |
| 語言: | 英语 |
| 出版: |
DEPARTMENT OF ELECTRICAL, ELECTRONIC AND COMMUNICATION ENGINEERING
2019
|
| 在線閱讀: | http://hdl.handle.net/123456789/433 |
| 標簽: |
沒有標簽, 成為第一個標記此記錄!
|
| 總結: | First and foremost we would like to give our heartfelt gratitude to our parents who have
been a constant pillar of support for us throughout university. This would not be
possible without their encouragement and motivation.
To Md. Tawfiq Amin, PhD, EME, Instructor Class B, Department of Electrical,
Electronic and Communication Engineering (EECE), Military Institute of Science and
Technology (MIST), for his supervision in our understanding of beneficial advice in the
digital design and designing of various adders, helping us in performance analysis, the
proof readings of our rough drafts as well as for helping us in our academics. We would
not have been able to do this without his effort.
We would like to extend our regards to them who directly and indirectly helped us
during this journey. |
|---|