Delwedd Flaen

VLSI physical design : from graph partitioning to timing closure /

Wedi'i Gadw mewn:
Prif Awdur: Kahng, Andrew B.
Awduron Eraill: Lienig , Jens, Markov , Igor, Hu , Jin
Fformat: Llyfr
Iaith:Saesneg
Cyhoeddwyd: New York : Springer , c2011.
Pynciau:
Integrated circuits > Very large scale integration > Design and construction. Integrated circuits > Very large scale integration > Design and construction.
Timing circuits > Design and construction.
Computer-aided design.
Tagiau: Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!

Eitemau Tebyg: VLSI physical design :

Eitemau Tebyg