Anfonwch hwn fel neges destun: Design of a Phase Locked Loop by using 50nm CMOS Technology