DESIGN AND ANALYSIS OF A 5GB/S HALF-RATE CLOCK AND DATA RECOVERY CIRCUIT IN 90 NM CMOS TECHNOLOGY /
保存先:
| 第一著者: | |
|---|---|
| 団体著者: | |
| フォーマット: | 図書 |
| 言語: | 英語 |
| 出版事項: |
Dhaka :
EECE DEPT. MIST,
c2025.
|
| 主題: | |
| タグ: |
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料: DESIGN AND ANALYSIS OF A 5GB/S HALF-RATE CLOCK AND DATA RECOVERY CIRCUIT IN 90 NM CMOS TECHNOLOGY /
- Comparative Analysis of Different CMOS Full Adder Using Cadence in 90 nm CMOS Process Technology
- Design and Performance Analysis of Active Inductor Based Voltage Controlled Oscillator in 90nm CMOS Process for Wireless Applications
- DESIGN AND ANALYSIS OF LOW NOISE LOW POWER FREQUENCY SYNTHESIZERS FOR WIRELESS COMMUNICATIONS USING 90 NM CMOS TECHNOLOGY
- DESIGN AND PERFORMANCE ANALYSIS OF RING VCO BASED ON MOS CAPACITANCE USING 90NM CMOS PROCESS TECHNOLOGY FOR WIRELESS APPLICATION /
- DESIGN AND PERFORMANCE ANALYSIS OF CURRENT STARVED VOLTAGE CONTROLLED OSCILLATOR AND FREEQUENCY DIVIDER FOR WIRELESS APPLICATIONS IN 90NM CMOS PROCESS / Asha Basak, Farhana Yasmin, Maisha Mahin Shashi.
- Design of a Phase Locked Loop by using 50nm CMOS Technology