Seol mar théacs é seo: DESIGN OF A PHASE LOCKED LOOP USING 50NM CMOS TECHNOLOGY /