Delwedd Flaen

CMOS circuit design, layout, and simulation /

Show other versions (2)
Wedi'i Gadw mewn:
Prif Awdur: Baker, R. Jacob
Awdur Corfforaethol: Institute of Electrical and Electronics Engineers
Awduron Eraill: Li, Harry W., Boyce, David E.
Fformat: Llyfr
Iaith:Saesneg
Cyhoeddwyd: New York : IEEE Press, c1998.
Cyfres:IEEE Press series on microelectronic systems
Pynciau:
Metal oxide semiconductors, Complementary > Design and construction.
Integrated circuits > Design and construction.
Metal oxide semiconductor field-effect transistors.
Integrated circuit layout.
Mynediad Ar-lein:Contributor biographical information
Publisher description
Table of Contents
Tagiau: Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
Disgrifiad Corfforoll:xxiv , 902 p. : ill. ; 24 cm.
Llyfryddiaeth:Includes bibliographical references and index.
ISBN:0780334167

Eitemau Tebyg