Delwedd Flaen

Genetic algorithms for VLSI design, layout & test automation /

Wedi'i Gadw mewn:
Prif Awdur: Mazumder, Pinaki
Awduron Eraill: Rudnick, Elizabeth M.
Fformat: Llyfr
Iaith:Saesneg
Cyhoeddwyd: Upper Saddle River, NJ ; New Delhi : Prentice Hall PTR ; Kindersley pvt ltd, c1999. [Impression 2011]
Pynciau:
Integrated circuits > Very large scale integration > Design and construction.
Integrated circuits > Very large scale integration > Testing.
Genetic algorithms.
Integrated circuit layout.
Tagiau: Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!

Eitemau Tebyg