Introductory VHDL : from simulation to synthesis /

Saved in:
Bibliographic Details
Main Author: Yalamanchili, Sudhakar
Format: Book
Language:English
Published: Upper Saddle River, NJ ; New Delhi : Prentice Hall, c2001. [Reprinted 2003].
Subjects:
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000nam a22000004a 4500
001 1481
003 OSt
005 20130901153800.0
008 130901r20032001ii a b 001 0 eng d
010 |a  00036328  
020 |a 0130809829 
020 |a 8178085585 
040 |a DLC  |c DLC  |d DLC  |d BD-DhMIS 
050 0 0 |a TK7885.7  |b Y33 2001 
082 0 0 |a 621.39/2  |2 21 
100 1 |a Yalamanchili, Sudhakar. 
245 1 0 |a Introductory VHDL :  |b from simulation to synthesis /  |c Sudhakar Yalamanchili. 
260 |a Upper Saddle River, NJ ;  |a New Delhi :  |b Prentice Hall,  |c c2001.  |c [Reprinted 2003]. 
300 |a xix, 401 p. :  |b ill. ;  |c 23 cm. 
504 |a Includes bibliographical references and index. 
541 |e 1481 
650 0 |a VHDL (Computer hardware description language) 
942 |2 ddc  |c TEXT 
952 |0 0  |1 0  |2 ddc  |4 0  |6 621_392000000000000_YAL  |7 0  |9 12144  |a MISTCL  |b MISTCL  |d 2013-09-01  |e S S Enterprise  |l 0  |o 621.39/2 YAL  |p 3010001481  |r 2013-09-01 00:00:00  |t 1  |w 2013-09-01  |y TEXT 
999 |c 1127  |d 1127