Fundamentals of digital logic with Verilog design /
Αποθηκεύτηκε σε:
| Κύριος συγγραφέας: | |
|---|---|
| Άλλοι συγγραφείς: | |
| Μορφή: | Βιβλίο |
| Γλώσσα: | Αγγλικά |
| Έκδοση: |
Boston ; New Delhi :
McGraw-Hill,
c2003.
|
| Έκδοση: | 1st ed. |
| Σειρά: | McGraw-Hill series in electrical and computer engineering
|
| Θέματα: | |
| Ετικέτες: |
Δεν υπάρχουν, Καταχωρήστε ετικέτα πρώτοι!
|
MARC
| LEADER | 00000cam a22000004a 4500 | ||
|---|---|---|---|
| 001 | 13567 | ||
| 003 | OSt | ||
| 005 | 20260615020004.0 | ||
| 008 | 130822t2003 ii a b 001 0 eng d | ||
| 010 | |a 2002071439 | ||
| 020 | |a 0072823151 (alk. paper) | ||
| 020 | |a 0070528993 | ||
| 040 | |a DLC |c DLC |d DLC |d BD-DhMIS | ||
| 050 | 0 | 0 | |a TK7868.L6 |b B76 2003 |
| 082 | 0 | 0 | |a 621.39/2 |2 21 |
| 100 | 1 | |a Brown, Stephen D. |9 69 | |
| 245 | 1 | 0 | |a Fundamentals of digital logic with Verilog design / |c Stephen Brown and Zvonko Vranesic. |
| 250 | |a 1st ed. | ||
| 260 | |a Boston ; |a New Delhi : |b McGraw-Hill, |c c2003. | ||
| 300 | |a xx, 844 p. : |b ill. ; |c 24 cm. | ||
| 440 | 0 | |a McGraw-Hill series in electrical and computer engineering |9 70 | |
| 504 | |a Includes bibliographical references and index. | ||
| 541 | |e 13567 | ||
| 650 | 0 | |a Logic circuits |x Design and construction |x Data processing. |9 71 | |
| 650 | 0 | |a Verilog (Computer hardware description language) |9 72 | |
| 650 | 0 | |a Computer-aided design. |9 73 | |
| 700 | 1 | |a Vranesic, Zvonko G. |9 74 | |
| 856 | 4 | 1 | |3 Table of contents only |
| 942 | |2 ddc |c REF |0 8 | ||
| 952 | |0 0 |1 0 |2 ddc |4 0 |6 621_392000000000000_BRO |7 0 |9 10417 |a MISTCL |b MISTCL |d 2013-08-25 |e S S Enterprize |g 363.00 |l 1 |o 621.39/2 BRO |p 3010013567 |r 2022-02-23 00:00:00 |s 2021-12-19 |t 1 |w 2013-08-25 |y REF | ||
| 952 | |0 0 |1 0 |2 ddc |4 0 |6 621_392000000000000_BRO |7 0 |9 12966 |a MISTCL |b MISTCL |d 2013-09-04 |e S.S Enterprise |g 363.00 |l 3 |o 621.39/2 BRO |p 3010013566 |r 2025-08-26 14:37:53 |s 2025-06-25 |t 2 |w 2013-09-04 |y REF | ||
| 952 | |0 0 |1 0 |2 ddc |4 0 |6 621_392000000000000_BRO |7 0 |9 14208 |a MISTCL |b MISTCL |d 2013-09-08 |e ss ent |g 363.00 |l 3 |m 2 |o 621.39/2 BRO |p 3010013565 |q 2027-06-14 |r 2026-06-14 13:52:15 |s 2026-06-14 |t 3 |w 2013-09-08 |y REF | ||
| 952 | |0 0 |1 0 |2 ddc |4 0 |6 621_390000000000000_2_BRO |7 0 |9 50410 |a MISTCL |b MISTCL |d 2016-02-15 |e S. S. Enterprise |g 363.00 |l 3 |o 621.39/2 BRO |p 3010054704 |r 2025-11-06 14:10:21 |s 2025-10-14 |t 4 |w 2016-02-15 |y REF | ||
| 952 | |0 0 |1 0 |2 ddc |4 0 |6 621_390000000000000_2_BRO |7 0 |9 50589 |a MISTCL |b MISTCL |d 2016-02-17 |e S.S.Enterprise |g 363.00 |l 0 |o 621.39/2 BRO |p 3010054919 |r 2016-02-17 00:00:00 |t 5 |w 2016-02-17 |y REF | ||
| 999 | |c 652 |d 652 | ||