Text this: Circuit-Technology Co-Optimization of SRAM Design in Advanced CMOS Nodes