Antzeko izenburuak: DESIGN OF A PHASE LOCKED LOOP USING 50NM CMOS TECHNOLOGY /

Gaia: Thesis Paper of EECE in B.Sc Prog.

Gaia: Electrical, Electronic and Communication Engineering.