類似資料: A CONTROL-OPTIMIZED AND ULTRA-COMPACT CRYPTOGRAPHIC VLSI ARCHITECTURE FOR ENHANCED DATA SECURITY /
- ENHANCING CRYPTOGRAPHIC SECURITY THROUGH GRAPH-BASED ENCRYPTION USING MINIMUM SPANNING TREES /
- ATM BOOTH SECURITY ENHANCEMENT WITH DOUBLE PERSON DETECTION METHOD /
- Optimal Control : Linear Quadratic Methods /
- MODELLING AND FDTD ANALYSIS OF A COUPLING ENHANCED ITO BASED COMPACT HYBRID PLASMONIC ELECTRO OPTIC MODULATOR FOR PIC APPLICATIONS /
- ULTRA SHORT TERM LOAD FORECASTING TECHNIQUES BASED ON KOLMOGOROV ARNOLD-RNN NETWORK /
- PERFORMANCE ASSESSMENT OF METAHEURISTIC OPTIMIZED PID CONTROLLERS FOR MULTI-AREA LOAD FREQUENCY CONTROL /
トピック: Electrical, Electronic and Communication Engineering.
- DESIGN AND ANALYSIS OF METAMATERIAL BASED BIOSENSOR TO DETERMINE BLOOD GLUCOSE CONCENTRATION /
- A COMPUTATIONALLY EFFICIENT DEEP LEARNING FRAMEWORK FOR SLEEP APNEA DETECTION /
- TEMPERATURE AND STATE OF CHARGE AWARE FAST CHARGING FOR LITHIUM-ION BATTERY SYSTEM /
- INTERPOLATION BASED ADAPTIVE REVERSIBLE DATA HIDING FOR DIGITAL IMAGE APPLICATIONS /
- ENERGY EFFICIENT OPERATIONS OF COMP BASED LTE-A CELLULAR NETWORKS WITH HYBERID POWER SUPPLIES /
- DESIGN AND CHARACTERIZATION OF BULK AND SOL FINFETS /
トピック: This Thesis Paper of EECE in BSc Program.
- A COMPUTATIONALLY EFFICIENT DEEP LEARNING FRAMEWORK FOR SLEEP APNEA DETECTION /
- TEMPERATURE AND STATE OF CHARGE AWARE FAST CHARGING FOR LITHIUM-ION BATTERY SYSTEM /
- A COMPARATIVE STUDY OF INORGANIC LEAD HALIDE PEROVSKITES BY ANALYZING THEIR ELECTRICAL, OPTICAL AND MECHANICAL PROPERTIES /
- A COMPREHENSIVE INVESTIGATION OF GaSb/GaAs0.5Sb0.5/GaAs BASED DG-HJ-SP-HD VERTICAL TUNNEL FET FOR OPTIMIZED LOW POWER APPLICATIONS: EXPLORING THE IMPACT OF DEVICE PARAMETER VARIATIONS /
- PERFORMANCE ANALYSIS OF CONTEMPORARY POWER DISTRIBUTION NETWORKS USING IEEE 13 BUS SYSTEM /
- AN IOT BASED HEALTHCARE SOLUTION AND MEDICAL SPECIALTY CLASSIFICATION FROM BANGLA TEXT USING MACHINE AND DEEP LEARNING MODELS /
著者: Hasan, M Mehedi
著者: Supervised by Lt Col Md Tawfiq Amin
- A CONTROL-OPTIMIZED AND ULTRA-COMPACT CRYPTOGRAPHIC VLSI ARCHITECTURE FOR ENHANCED DATA SECURITY /
- DESIGN AND ANALYSIS OF ENERGY EFFECIENT SRAM ARRAY USING 8T SRAM CELL WITH IN-MEMORY MAC CAPABILITIES FOR EDGE AI APPLICAATIONS /
- PHYSICS BASED MODELING AND CIRCUIT LEVEL EVALUATION OF SI-ON SIC MOSFET FOR HIGH-SPEED AND LOW POWER VLSI APPLICATIONS /
- DESIGN AND PERFORMANCE ANALYSIS OF LOW POWER LOW NOISE DUAL GATED GRAPHENE-MOSFET BASED VCO FOR WIRELESS APPLICATIONS /
- DESIGN AND ANALYSIS OF A 5GB/S HALF-RATE CLOCK AND DATA RECOVERY CIRCUIT IN 90 NM CMOS TECHNOLOGY /
- DESIGN AND ANALYSIS OF AN ARFA EFFICIENT AND LOW POWER VCO BASED ADC FOR BIOMEDICAL APPLICATIONS /